We have examined the 1/f noise of 3 µm x 16 µm, n-and p-MOS transistors as a function of frequency (f), gate-voltage (V g ), and temperature (T). Measurements were performed for 3 Hz ≤ f ≤ 50 kHz, 100 mV ≤ |V g -V th | ≤ 4 V, and 77 K ≤ T ≤ 300 K, where V th is the threshold voltage.
Introduction
A variety of measurements of the excess noise of metaloxide-semiconductor field-effect transistors (MOSFETs) suggests that their noise is associated with capture and emission of charge carriers by localized traps at, or near, the Si/SiO 2 interface [1, 2] . In very small devices, discrete fluctuations associated with the capture and/or emission of single charge carriers may be observed [1, 3] , especially at cryogenic temperatures. Superposition of the noise of many fluctuators leads to the ubiquitous inverse frequency dependence commonly observed in larger area devices [1] . A 1/f noise spectrum has been shown to result from superposition of thermally activated processes with a uniform distribution of activation energies [4, 5] or from tunneling processes with a uniform distribution of tunneling distances [6] . Uniform distributions are not necessary, however, as 1/f-like noise can result from a log-normal distribution of switching times [7] .
One of the simplest trapping models applied to MOSFETs assumes a distribution of traps that is both uniform in space (throughout the oxide) and in energy (throughout the SiO 2 band gap) [8] . These traps produce a fluctuating trapped charge and, correspondingly, a fluctuating "effective" gate-voltage (δV g ) whose power spectral density (S V g ) may be readily calculated. If a MOSFET is operated in its linear regime with constant drain current (I d ) and gate-voltage (V g ) bias, the power spectral τ τ (1) where f is the frequency, V th is the threshold voltage, C ox = ε ox /t ox is the gate capacitance per unit area, t ox and ε ox are the oxide-thickness and -permittivity, respectively, e is the fundamental unit of charge, LW is the gate area, k b is the Boltzmann constant, T is absolute temperature, D t is the number of traps per unit energy per unit gate area, and τ 1 and τ 2 are minimum and maximum tunneling times associated with arbitrary maximum and minimum tunneling distances assumed for the trap distribution [8, 9] . Measurements of 1/f noise in n-MOS devices have frequently confirmed the above scaling with V d 2 /(V g -V th ) 2 [10] [11] [12] [13] [14] [15] [16] . This is considered to be strong evidence for the trapping model [10, 11] . In p-MOS devices, a more complicated dependence on gate-voltage is often observed [10-13, 15, 17] , one that may often be made consistent with Eq. (1) by making the ad hoc assumption that D t ∝ (V g − V th ) [10] . It has been suggested that the V g -dependence may be directly related to a trap density that increases as one approaches the valence band edge [12, 17] . Still others have cited the different gate-voltage dependence for the noise of p-MOS transistors at room temperature as evidence for the dominance of mobility fluctuations [10, 11] .
To date, nearly all comparisons of the gate-voltage dependence of the 1/f noise of n-and p-MOS transistors have been performed at room temperature. In the past, significant progress in understanding the origin of 1/f noise in metals has been made by detailed studies of the temperature dependence of the noise and its relation to defect energy distributions [7, 18, 19] . It is therefore interesting to see whether studies of the temperature dependence of the 1/f noise of MOSFETs might lead to similar insight into variations of D t (E) that could provide information about the differences in gate-voltage dependence for the room temperature 1/f noise of n-MOS and p-MOS transistors. In this regard, the noise of n-MOS devices has been reported to show little variation with temperature [9, 13, 15, 20] , while the noise of p-MOS transistors shows considerable temperature variation [13, 15, 21] . In one case the T-dependence of the noise of a p-MOS device has been used to infer the energy dependence of the trap density [21] , but the resulting trap distribution has been questioned [22, 23] .
Here, we examine both the gate-voltage and temperature dependencies of the 1/f noise of n-MOS and p-MOS transistors fabricated on the same chips. We find the room temperature gate-voltage dependence of the 1/f noise to be roughly consistent with that reported by others. For n-MOS transistors, we find that the noise varies weakly with T, consistent with the expected linear dependence in Eq. (1) assuming nearly constant D t (E), but for p-MOS transistors we find a much stronger T-dependence. Based on these results we hypothesize that the gate-voltage and the temperature dependencies of the noise of MOS transistors are related, both being derived from the energy dependence of the trap distribution, D t (E). Accordingly, we infer that for p-MOS devices the observed V g -scaling arises from a nonuniform D t (E). This is confirmed by examining the gatevoltage dependencies of the noise of both n-MOS and p-MOS transistors at lower temperatures. For both p-and nchannel devices we find that
temperatures where S V d (f) ∝ T, and that the gate-voltage dependence of S V d deviates from this simple relation whenever the temperature dependence is much stronger. We conclude that the 1/f noise in the p-and n-MOS transistors we have studied can both be described with a simple trapping model.
Experimental Details
Room temperature noise and d. c. conductance measurements have been performed on 15 n-channel and 15 p-channel, enhancement-mode MOS transistors from seven wafers fabricated at Sandia National Laboratories in lot G1916A. The seven wafers were prepared identically except for the growth and annealing of their gate-oxides [2, 24] . Here we report measurements at temperatures ranging from 77-300K from both a p-MOS and an n-MOS transistor on single chips from each of two of these wafers, one designated W10 and the other W44. W10 was fabricated with a non-radiation-hardened oxide having a high density of oxide traps while W44 was fabricated with a moderately hard oxide having a much lower density of oxide traps [2, 9, 24] . While details vary, trends in the noise of other n-MOS and p-MOS devices were generally consistent with the data displayed here. Properties of the four devices are summarized in Table I . Listed are the gate lengths (L) and widths (W), donor (N d ) and acceptor (N a ) doping densities, oxide thicknesses (t ox ), and the room-temperature (V th (300K)) and liquid-nitrogen (V th (77K)) threshold voltages. All measurements were performed with devices operated in strong inversion in their linear regimes with their sources and substrates grounded. Threshold voltages were determined from measurements of the d. c. channel conductance versus gate-voltage in the linear regime. Noise measurements were performed on devices biased with constant gate-voltage, V g , and drain current, I d . A block diagram of the measurement circuit is shown in Figure  1 below. The gate-voltage was supplied directly, and the drain current indirectly (through a large ballast resistor R B = 100 kΩ), by an HP-4140B dual voltage source/picoammeter.
The devices, encapsulated in ceramic, 24-pin DIP packages, were mounted on a copper stage of an RMC-Cryosystems constant-flow liquid helium cryostat. Two silicon diode temperature sensors and a resistive heater were also attached to the copper stage. Stage temperature was monitored and controlled with a LakeShore Cryotronics model 330 temperature controller. A versatile junction box at the top of the cryostat allowed wiring to be changed for the various types of measurements. The MOSFET source and drain leads were connected (in parallel) to two EG&G PAR-113 low-noise amplifiers and a PAR-124A lock-in amplifier. One PAR-113 was dc-coupled to the device and had a voltage gain of 10. Its output was connected to one channel of a Keithley model 199 digital multimeter/scanner for measuring V d . The second PAR-113 was ac-coupled to the device with a low-frequency cutoff of 30 mHz and a voltage gain of 10 4 . Its output was fed into an HP-3562A dynamic signal analyzer, which was used to determine the power spectral density, S V d (f), of drain-voltage fluctuations for frequencies, f, between 3 Hz and 50 kHz. The cryostat and analog instruments were housed in a Lindgren RF-shielded room. The HP-3562A, HP-4140B, and Keithley-199 were each controlled by a personal computer over the General Purpose Instrument Bus (GPIB).
FIG. 1. Diagram showing the experimental setup.
The noise magnitude was conveniently characterized by recording the noise power in two different bandwidths which we refer to as the "narrow" (n) and "wide" (w) bandwidths. The PAR-124A lock-in amplifier was operated as a narrow band ac-voltmeter with a center frequency f 0 = 100 Hz and a bandwidth ∆f = 14 Hz. Its output was connected to the dmm/scanner for recording v n , where (v n ) 2 is the narrow band-limited noise power given by ( )
and H(f) is the transfer function of the ac-voltmeter. The wide band-limited noise power was obtained digitally by using the spectrum analyzer to integrate the noise spectrum between 5 and 50 Hz. This method gave (v w ) 2 given by
For pure 1/f noise we expect that the two are related by v w ≈ 4.0 v n . In practice, temperature scans of v n and v w showed slight differences owing to kinetic effects, i.e., spectral features that moved with temperature [7] . A typical roomtemperature noise spectrum is shown in Figure 2 .
To determine the gate-voltage dependence of the noise at fixed temperature, we initially measured v n (with T and I d fixed) while slowly varying V g over the range 100 mV ≤ |V g −V th | ≤ 4 V. We discovered, however, that graphs of v n /V d versus V g depended on the drain current. The problem was traced to the fact that, for any fixed I d , the device did not remain in the linear regime for gate-voltages sufficiently close to threshold. We therefore modified our procedure to record measurements of v n for a series of fixed V g while scanning V d . This method gave consistent results, but greatly complicated the data logging process. A more complicated gate-voltage dependence is observed when the device is not operated in the linear regime, presumably because of the non-uniform electric field along the channel [16, 20, 25] . The observed power spectral density of the drainvoltage fluctuations could be reasonably represented by
where the frequency exponent γ ≈ 1 and the background noise, S bg (f), due to device thermal noise and amplifier noise, was independent of the drain-voltage. Identifying the first term with the excess noise described above, we find that
(5) Figure 3 shows graphs of the narrow band-limited noise power versus the square of the drain-voltage for this device for various gate-voltages at room temperature. Other devices behaved similarly. For sufficiently low V d the expected linear behavior is observed. We note, however, that for V d significantly greater than 0.1|V g -V th | the data deviate from linearity even though the I-V curves do not appear to deviate significantly from linearity. For instance, the trace for V g =2.6V was terminated for V d > 75 mV for this reason. Therefore, to ensure that values of v n represent the noise in the linear regime, the noise amplitude A(T,V g ) was determined from the slopes of these graphs as V d approaches zero. The temperature dependence of the noise was determined by measuring v n for constant V g and I d while the sample was slowly cooled and/or heated between room and liquid nitrogen temperatures. First, detailed roomtemperature measurements were performed for both the noise spectra and I-V curves, determining among other things, the threshold voltage, V th (300K). Next, the device was biased in strong-inversion and cooled to 77 K over a period of roughly 30 minutes while recording V d and v n . At 77 K, the noise spectra and I-V curves were again measured, determining V th (77K). Finally, the device was biased with fixed I d and V g and slowly heated to room temperature under computer control while continually logging V d and v n . The heating process took from 2-3 hours. Drain-voltage noise spectra for various temperatures were periodically measured and stored on the computer during the slow heating process. In all cases, data were reproducible after many days and heating/cooling cycles. The two are expected to be identical for pure 1/f noise. The differences between the two bandlimited noise power curves are associated with slight features in the frequency spectra of the noise. These are shown in Figure 5 which contains log-log plots of drainvoltage noise spectra versus frequency for a variety of temperatures. Very slight deviations (i.e., structure) from 1/f noise is evident, with the structure "moving" to higher frequency with increasing temperatures. These kinetic effects have been neglected in this treatment but should be included in a more sophisticated model. 
Experimental Results
Having described our method for determining the temperature-and gate-voltage dependencies of the 1/f noise of these devices, we now present the results. Figures 6 and  7 show plots of V d /v n for the room-temperature 1/f noise of n-MOS device NL and p-MOS device PL. Figure 6 clearly shows that, for the n-channel device, v n ∝ V d /(V g -V th ), consistent with Eq. (1) for a constant trap density, D t . In contrast, Figure 7 shows a more complicated gate-voltage dependence for the noise of the p-MOS device. If the gate-voltage dependence of the room-temperature 1/f noise of p-MOS transistors arises from a non-uniform trap density, D t (E), then it should show up both in the V gand T-dependence of the noise. The reasoning is as follows. Only traps near the Si/SiO 2 interface and within a few kT of the quasi-fermi level communicate with the silicon [6, 9] . The fermi level changes with temperature while the trap energy levels move (relative to the fermi level) with gatevoltage. With a uniform trap density, the number of traps contributing to the noise at any V g or T increases linearly with T, but is otherwise independent of V g and T, because D t is a constant. This suggests that we look at the temperature dependence of the noise for the p-channel device P7 which shows the complicated gate-voltage dependence of the noise in Figure 7 .
In order to directly compare the temperature and gatevoltage dependencies of the noise, it is useful to define an "excess" noise level K(T, V g ) that removes the expected drain-voltage and gate-voltage dependencies introduced through the transconductance. 1 Guided by Eq. (1), we define the 1/f noise level K(T,V g ) by [24] 
We expect to find K independent of V g and increasing linearly with T for 1/f noise due to trapping with an energyindependent trap density. If instead D t is not constant, then a graph of K/T versus T should indicate the energydependence of the trap density, as the fermi level changes with temperature. Figure 8 shows K/T for p-channel device P7. 2 Note that K/T increases rapidly with T near room temperature, suggesting that D t (E) is not constant, but rather, increases rapidly as E approaches the valence band edge. Figure 9 is the analogous plot for n-channel device NL. In contrast to what was observed for p-channel device, K/T for this device is nearly constant near room temperature, consistent with a constant D t (for the relevant range of E) and with the observed gate-voltage dependence of the noise.
The gate-voltage dependence of K/T may similarly be used to map out the energy-dependence of the trap density. Figure 10 shows the gate-voltage dependence of K/T for nchannel device NL, again, confirming the constancy of the trap density. K/T varies by no more than 10% over the entire range of V g , except for V g very near threshold, where uncertainties are large. 3 Figures 9 and 10 are therefore consistent with each other, and both suggest that that the trap distribution is nearly constant near the conduction band edge. Figure 11 shows the gate-voltage dependence of K/T for p-channel device P7. In contrast to the above result, here K/T varies by nearly two orders of magnitude over the range of V g ! Figures 8 and 11 are consistent with each other and both suggest that the trap distribution varies strongly with energy near the valence band edge. 4 To take this picture one step further, Figure 8 suggests that the trap density for device P7 is relatively flat for energies corresponding to temperatures between 140K and 220K and V g = -3.0 V. A graph of K/T versus V g (not shown) for measurements at T = 175 K confirms this, and a graph of V d /v n versus V g (also not shown) looks similar to Figure 6 , as expected. Data from p-MOS transistor PL illustrates these ideas best, not because the device behaves any differently from the others, but simply because a more complete data set was recorded for this device. Figures 12 and 13 suggest that, at room temperature, the gate-voltage dependence of the noise should be the simple dependence typically observed for n-channel devices. This is verified by measurements shown in Figure 16 . For completeness, we show the temperature dependence of K/T for n-MOS transistor N7 in Figure 17 . Additional data may be found elsewhere [9] . As was the case for device NL, the data of Figure 17 indicate that D t (E) is nearly constant near room temperature, leading to the gate-voltage dependence usually observed for n-MOS transistors. 
Discussion
For some time it has been known that the 1/f noise of n-MOS and p-MOS transistors tend to show different gatevoltage dependencies [10] . Two schools of thought have emerged to explain these differences. One school of thought attributes the noise of n-MOS transistors and p-MOS transistors to two different mechanisms: a surface trapping mechanism for n-MOS transistors and a bulk mobility fluctuation mechanism (i.e., Hooge model) for p-MOS transistors [11] . The second school of thought attributes the noise of both n-MOS and p-MOS transistors to trapping, with the trap density constant for n-MOS transistors and varying with gate-voltage for p-MOS transistors [10, 12] . Our data support this latter viewpoint and support a natural explanation for the gate-voltage dependence of D t . Both schools of thought can explain the observed gate-voltage dependence of the noise. We believe, however, that the trapping model offers a clear and simple explanation for the observed T-dependence and relationship between the T-and V g -dependence of the noise.
Other measurements of the gate-voltage dependence of the 1/f noise of either p-MOS or n-MOS transistors [12, 13, 16, 17, 20, 26, 27] , and measurements of the T-dependence of the noise of either n-MOS or p-MOS [14, 15, 21] devices are reported in the literature. In a few cases researchers report limited data on both V g -and T-dependence [14, 15] . These generally appear to be consistent with the results presented here. For instance, Chang et al. [15] have recently reported S V d
2 /(V g -V th ) 2 for n-MOS transistors. For these same devices they find that the noise increases weakly with temperature. For the noise of p-MOS transistors they report a more complicated gate-voltage dependence, and a decrease in noise with increasing temperature. Wang et al. have performed noise and DLTS measurements on p-MOS transistors and conclude that D t (E) increases towards the valence band edge [17] . Abidi has investigated the V gdependence of the noise in p-MOS transistors and observed results similar to those reported here [12] .
Due to the obvious gate-voltage dependence of the transconductance, the power spectral density of drainvoltage fluctuations associated with capture and emission of charge carriers is expected to vary as
introduced by an energy-dependent trap density, D t (E). If D t depends only weakly on E, then the gate-voltage dependence of S V d will be dominated by that of the transconductance. This is apparently the case for electron trap energies near the conduction band which are responsible for the room-temperature noise of n-channel MOSFETs operated in strong inversion. If instead, D t varies strongly with trap energy, the gate-voltage dependence of S V d will be more complicated, and, depending upon the nature of D t (E), might vary with V g either more or less strongly than does the transconductance. Apparently there is a tendency for the density of hole trap energies to increase rapidly as E moves away from midgap and into the valence band (increasing hole energy), as indicated by the roomtemperature noise of p-channel MOSFETs. The "peak" features in our graphs of K/T suggest that there are several well-defined trap levels that contribute to the noise of our devices.
We have used graphs of K/T versus T and K/T versus V g to qualitatively describe the energy dependence of the trap density. Increasing temperature and increasing gatevoltage magnitude (i.e., towards stronger inversion) cause the trap energy responsible for the noise to move away from midgap and into the relevant band (conduction band for nchannel and valence band for p-channel devices). In principle, the data may be used to quantitatively extract D t (E). To accomplish this, one must solve Poisson's equation for the band-bending, ψ(x), to obtain the surface potential, ψ s for various combinations of T and V g . Others have used this approach to extract D t (E t ) from noise measurements in MOSFETs [21, 26, [28] [29] [30] . This problem is readily solved using Boltzmann statistics, relevant for weak inversion and high temperatures [31] . For our measurements these calculations need to be performed using Fermi-Dirac statistics, greatly complicating the problem. This represents an obvious direction for future work. Our data indicate several well-defined peaks in K/T which may be associated with dominant trapping levels. With a quantitative trap energy scale it might be possible to relate these defects to other known properties of these devices. For example, with noise measurements it may be possible to map the energy dependence of "border traps" (nearinterfacial oxide traps which communicate with the Si [32, 33] ) in much the same way as C-V or conductance measurements are used to map interface-trap densities [31] .
The discussion above clearly leaves out a number of important physical features which must be considered in developing a comprehensive understanding of trapping noise in MOSFETs, even when restricted to device operation in strong inversion in the linear regime. A more complete model, for instance, must allow for the kinetic effects associated with changes in temperature (i.e., the speeding up and slowing down of capture and/or emission), not just the static effects associated with the trap density at the fermi level. Also, the effects of variation of the trap density, D t (E,x), with depth into the oxide should be considered [28] . Moreover, measurements of random telegraph signals in small channel MOSFETs indicate that traps are not uniquely identified with a single trap energy, as trap capture and/or emission of a charge carrier may be associated with lattice relaxation [1] . Finally, there are also changes in scattering cross-sections of traps which change charge states during capture and emission events that will lead to correlated number and mobility fluctuations [26, 29] .
Conclusions
We have investigated the temperature and gate-voltage dependence of the 1/f noise of p-channel and n-channel MOS transistors on the same chips. We find a correlation between these two dependencies which may be qualitatively explained in terms of an energy-dependent trap density, D t (E). For our n-channel transistors we find that D t tends to be only weakly dependent on trap energy in the range of E typically accessed with room temperature operation in strong inversion. This leads to a drain-voltage noise spectrum that varies inversely with (V g -V th ) 2 and increases approximately linearly with T. This appears to be consistent with other data in the literature. For our p-channel transistors we find that D t varies strongly with trap energy for similar temperature and device operating conditions, increasing rapidly as E moves (away from midgap) into the valence band. This too appears to be consistent with data in the literature. At lower temperatures the temperature dependence of the p-MOS noise can be less strong. In these regions of weak temperature variation, the noise varies inversely with (V g -V th ) 2 , consistent with a simple trapping model of the noise. We conclude that variations in D t (E) can account for much, if not all, of the discrepancy typically observed in the gate-voltage dependence of the roomtemperature 1/f noise of n-and p-MOS transistors.
